Abstract-A 7-tap 40 Gb/s FFE using a 65 nm standard CMOS process is described. A number of broadbanding and calibration techniques are used, which allow high-speed operation while consuming 80 mW from a 1 V supply. ESD protection is added to 40 Gb/s IOs and an inexpensive plastic package is used to make the chip closer to a commercial product. The measured tap delay frequency response variation is less than 1 dB up to 20 GHz and tap-to-tap delay variation is less than 0.3 ps. More than 50% vertical and 70% horizontal eye opening from a closed input eye are observed. The use of a CMOS process enables further integration of this core into a DFE equalizer or a CDR/Demux based receiver.
I. INTRODUCTION
O PTICAL communication systems have been used for high-speed data transmission since the early 1970's. To satisfy the demand for greater network capacity, the data rate of current broadband systems has been pushed to 10 and 40 Gb/s. At these data rates, it is no longer possible to neglect the bandwidth limitations of the channel. Dispersed isolated pulses interfere with each other leading to eye diagram closure and an increase in bit error rate (BER) at the receiver. At the 40 Gb/s rate, deployment of dispersion compensation or equalization is necessary. Due to its fast adaptation speed and ease of integration within the transceiver, electronic dispersion compensation (EDC) is receiving a great deal of attention. A feed-forward equalizer (FFE) is currently the most practical implementation of EDC for 40 Gb/s data rates, reflecting its advantages as a simple structure with moderate design complexity.
An FFE can generate a wide variety of different linear transfer functions, making it useful for electrical and optical channel impairment mitigation or signal waveform optimization [1] , [2] . The block diagram of an FFE is shown in Fig. 1 , and its input/ output relationship is given by where and are the input and output signals respectively; is the th coefficient; and is the number of taps. The input signal, , propagates along a delay line composed of unit-interval delay elements. The delayed signals are then multiplied by adjustable coefficients and finally summed together. One of the taps near the center is commonly referred to as the main tap; the taps that follow (precede) the main tap are called the post-cursor (pre-cursor) taps.
The FFE equalization capability can be examined in the frequency domain. The transfer function of a 7-tap FFE with ps is plotted under different conditions in Fig. 2 , where represents the middle tap and to are the pre-cursor taps. In these plots, is held at unity while each tap is varied one at a time with the other taps set to zero. As shown in Fig. 2(a) , by varying from 0.5 to , frequencies near 6.6 GHz can amplified or attenuated. As shown in Fig. 2(b) , varying has a similar effect at frequencies near 10 GHz. As shown in Fig. 2(c) , varying affects the peaking near 20 GHz. This behavior can be easily understood by realizing that , and are one, two, and three taps away from the main tap , respectively. Thus, their frequency responses differ only by the appropriate frequency-scaling ratio. By combining different tap values, a wide variety of filter transfer functions can be created. This flexibility in changing various aspects of the filter characteristics is the main advantage of FFE over peaking-type continuous-time equalizers (e.g., [3] , [4] ).
The system performance of an FFE is dictated primarily by two parameters: the tap spacing (also known as tap delay) and the number of taps. Fractionally-spaced FFE structures have been utilized for more than two decades. In particular, Gitlin's work on spaced equalization [5] demonstrates that this type of equalizer not only reduces aliasing but also directly improves performance. Such a -spaced structure doubles the equalizer frequency domain range, as illustrated in Fig. 3 . In this figure, the transfer functions of a -spaced and a -spaced FFE, each with 7 taps, are compared with all coefficients set to zero except for and . Although both transfer functions have identical shape, a 2X frequency scaling can be observed in the case of -spaced equalizer. By reducing the tap delay further (for example to ), better equalization of high-frequency components can be achieved (3X frequency scaling) at the price of less total ISI span compensation (1/3rd total tap delay), for a given number of taps. In addition, system-level simulations of an SMF link and a -spaced FFE [5] show that if the number of taps is increased beyond 7, the performance improvement is marginal. This limitation is directly related to the ISI from the SMF pulse response.
Once implementation non-idealities and power consumption of additional taps are also considered, a 7-tap -spaced structure becomes a reasonable compromise.
Compared to III-V technologies or bipolar processes, the scalability, availability, ease of integration and lower static power consumption of a CMOS process makes it desirable for implementing the FFE. However, the lower process speed and lower power supply voltage of CMOS create challenging obstacles for implementing a 40 Gbps FFE with as many as 7 taps. In this work, first presented in [7] , through various architectural and circuit design techniques, these difficulties are addressed.
The remainder of this paper is organized as follows. Section II describes the circuit implementation of various blocks. The measured results are presented in Section III. Finally, Section IV concludes this paper.
II. CIRCUIT DESIGN

A. Architecture
The architecture of previously published 40 Gb/s feed-forward equalizers (e.g., [1] , [8] ), is shown in Fig. 4(a) . Each tap delay is implemented through two separate delay elements: one at the input of the multipliers and one at the output, with the overall delay being the sum of the two individual delays. Variable transconductance cells perform the multiplication and then the delayed versions of their current outputs are summed together and converted back to a voltage through a termination resistor . Here, the FFE input and output signals are located on the same side of the block, and in the same vicinity. If the chip contains only the equalizer (as is the case in this design), the input and output signals travel closely not only on the die but also on the package and the board. The coupling between them can cause severe signal integrity issues, degrading the equalizer performance. In addition, when multiple high-speed blocks are cascaded, their interconnect length is minimized when the input and output of each block are located on opposite sides. For example, if the FFE were followed by a CDR, the interconnect between the two blocks would be long due to the FFE input and output being located on the same side, leading to sub-optimum performance.
In the proposed architecture shown in Fig. 4(b) , the input and output are naturally located on opposite sides of the equalizer, minimizing their coupling and simplifying the connection to the input of the next block. Another difference is that the overall tap delay is now given by the difference between the two individual delay elements. This delay subtraction minimizes the equalizer dependence on the passive delay element modeling as will be discussed in the next section.
B. Delay Element
A delay element can be implemented by using either a passive transmission line or an active unity-gain buffer. On-chip transmission lines have been used in various FFEs [1] , [8] with low power dissipation being their main advantage over active unity-gain buffers. Transmission lines can be formed by strip lines, coplanar waveguides or lumped elements. In a lumped element transmission line, on-chip spiral inductors and capacitors are cascaded. At frequencies above 10 Gb/s, the parasitic capacitances of the transistors used in the FFE multipliers usually play the role of the transmission line capacitors. Thus, in contrast to the active delay approach where multiplier input and output capacitances directly limit the delay element bandwidth, the lumped element topology absorbs the capacitance and therefore reduces the bandwidth degradation. The lumped element approach, however, does suffer from some disadvantages. First, because multiple inductors are connected in series, the accuracy of their models is critical in predicting the FFE behavior. Second, the parasitic resistance of the inductors and their interconnections accumulates and limits the number of realizable FFE taps and the total delay of all taps. Third, the gain/loss of each tap is not well controlled, which reduces the overall equalizer performance. Due to this limitation, the highest total delay of all taps of 40 Gb/s FFE published to date has not exceeded 75 ps [9] - [11] , [15] .
We propose a solution that combines both approaches and generates the required tap delay through the use of both passive and active delay elements. Fig. 5 illustrates the FFE tap delay realization where active elements are used at the multiplier inputs, and passive elements are placed at the outputs. The active elements isolate each tap, and eliminate the need for larger die area for transmission lines. In addition, because transmission line modeling is not supported by industry standard CMOS CAD tools, the use of active elements is also more attractive from a practical point of view. At the same time the output currents are delayed through passive elements, absorbing the multiplier output capacitance and providing large bandwidth at the output. In this structure, the effective tap delay is the difference between the two delay elements. The delays for the active and passive elements are designed to be 15.5 ps and 3 ps, respectively, resulting in an effective tap delay of 12.5 ps. In addition, since the passive delay element accounts for only 25% of the total tap delay, its modeling inaccuracy plays a smaller role in the equalizer performance.
1) Active Delay Path: Fig. 6 shows the active delay element structure used in this design. Various techniques, described as follows, have been used to overcome conventional active delay element shortcomings mentioned previously.
Gain Control: The delay cell gain should be close to unity; any variation needs to be compensated by adjusting the FFE tap coefficients, which results in smaller available tap range and hence diminished equalization power. Thus, it is critical that the gain variation across PVT is minimized. The simplified expression for the gain is given as (2) where is the transconductance of transistors and and transistor output impedances are ignored since they are much larger than
. By using a constant-gm biasing scheme [12] , we can arrange to have , where is the value of a resistor used in the biasing circuitry and is a processindependent constant given by (3) where corresponds to transistors and corresponds to the bias transistor, and is the transistor size ratio used in the bias block [12] . Hence, we can write (4) Because and are PVT-independent constants, the dc gain can be well controlled. The validity of (4) is contingent on having all transistors biased in the saturation region. Thus, the transistors are appropriately sized and level-shifting resistor is added (Fig. 6) . Use of these biasing techniques minimizes the dc gain variation to less than dB across all PVT corners. Bandwidth Enhancement: The design of the Fig. 6 delay element begins with a unity-gain CML buffer. By optimizing the differential pair sizes, load resistance, and tail current, a bandwidth of 11 GHz can be obtained using a standard CML buffer in the 65 nm CMOS process. Next, shunt-peaking inductors are added and the buffer parameters are re-optimized, increasing the bandwidth to 19 GHz. The addition of cascode transistors and reduces the Miller effect and the effective input capacitance due to by 20%, further increasing the bandwidth to 21 GHz. The introduction of cascode transistors has another benefit: When multiple delay cells are cascaded, the load of one can be seen by the previous one through the of transistors and . At multi-GHz frequencies, the admittance of this capacitor is large enough that this multi-stage interaction becomes significant. The cascode transistors and reduce this interaction by improving the isolation between the delay cell input and output nodes. Finally double series-peaking, implemented by and , is added to the delay cell, pushing the bandwidth to 41 GHz by allowing the various capacitors in the circuit to charge one at a time rather than in parallel. Since series peaking in general increases bandwidth while also increasing delay, a relatively large delay can easily be realized while maintaining a high bandwidth. For this design the nominal delay time is set to 15.5 ps. Fig. 7 summarizes the simulation bandwidth data for the above cases and shows the benefit of each added technique.
Time Delay Control: In the 65 nm CMOS process, P+ Poly resistors can vary up to %. Since the CML load resistance directly impacts CML stage time delay, the calibration of the resistors will minimize the delay variations. Fig. 8 shows the detail of the load calibration circuitry, composed of parallel branches of poly resistors in series with pMOS switches. A 3-bit binarycoded digital signal is used to control the effective impedance of the load; as the code increases from 000 to 111, the effective load resistance is uniformly increased.
The width and the value are specifically chosen so that the total resistance of their branch is 10 times larger than . Similarly, the size and the value are chosen to make sure their branch resistance is 20 times larger than , and the resistance of the branch is 40 times larger than . This resistance combination realizes step sizes each equal to 2.5%.
By comparing an on-chip resistor with an off-chip one, the correct value for the 3-bit control signal could be determined. Although this resistance comparator is not included on this chip, its implementation has been reported elsewhere [13] . The addition of resistor calibration reduces the time delay variation due to the PVT from 6.5 ps to less than 2.5 ps. Although by increasing the resolution of resistor calibration beyond 3 bits finer delay variation could be achieved, the improvement would be relatively small compared to the additional required circuitry and complexity.
By using a similar calibrated resistor in the biasing block, the term is kept process independent and hence the active delay element gain does not change as the resistors are calibrated as can be seen from (4). Moreover, the delay through the active element is temperature sensitive; at high temperature, the delay increases as the transistors slow down. To compensate for this effect, capacitors and in Fig. 6 are each realized as shown in Fig. 9 . By adjusting these capacitances, the delay can be modified to cancel out the change due to temperature. Digital signals, each with 2 bits resolution, control the values of and , providing 8 different settings where each is used for a specific temperature range. As a result, the time delay variation is further reduced to less than 1.5 ps. Fig. 10 illustrates the benefit of resistor and temperature calibration on the time delay variation.
Unlike resistor calibration which is performed only at the chip power up, capacitors and need to be adjusted as the temperature changes. To avoid glitches in the data path, thermometer-based implementation is required ensuring that only one capacitor is turned ON or OFF at a given time. Because the temperature adaptation loop is not fully integrated in this chip, the simpler binary approach has been used (Fig. 9) . The full adaption loop could be implemented, for example, by using the temperature sensitivity of the voltage across an on-chip diode. The diode and three bandgap-based reference voltages could be applied to a 2-bit ADC, generating the 2-bit control codes.
2) Passive Delay Path: As previously mentioned, the passive delay elements are used at the multiplier outputs. As illustrated in Fig. 11 , the lumped-element approach is implemented where the parasitic capacitance of the multiplier output nodes and on-chip spiral inductors form the required capacitors and inductors. To maximize bandwidth, the transmission line characteristic impedance, , should be matched with the termination impedance of the summer , i.e.,
On the other hand, the passive element time delay per section is a function of both and :
Combining (5) and (6), the required termination resistance can be calculated in terms of desired time delay and the multiplier output capacitance:
Based on the multiplier design (described in the next section), is 75 fF. From the architectural specification, the desired time delay is 3 ps. Using (5) and (7), and are calculated to be 45 and 150 pH, respectively.
The input and output capacitances of the delay line are denoted as and , respectively, in Fig. 11 . Using (6), the value of required inductance for and are calculated to be 125 pH and 85 pH, respectively. The values of , and are then fine tuned through ac simulations of the entire FFE. In particular, these values are selected to maximize the FFE bandwidth while keeping the passband peaking below 1 dB. The final values of the passive delay path inductors are shown in Fig. 11 .
It should be noted that capacitors , and represent the total capacitance at their corresponding nodes, including both the device and the interconnect capacitances. In addition, to minimize the effect of the process resistance variation on the summer performance, resistor is implemented using the calibrated structure discussed earlier.
C. Multiplier Circuit
Implementation of the required multipliers can be challenging when linearity is crucial. Gilbert cells are commonly used [9] , [14] , but they suffer from a few shortcomings. First, although degeneration resistors can be added to increase the linear region of the multiplier, the multiplication step size still exhibits non-uniformity, especially at maximum and minimum gain settings. In addition, when the Gilbert cell is close to its gain limit, one of the high-speed differential pairs receives only a small amount of current, creating significant distortion at the output. Since an FFE is a linear filter, it is incapable of compensating nonlinearity; thus the distortion greatly degrades the equalizer performance. Finally, even if the current of one of the high-speed differential pairs is fully shut off, the transistors of this differential pair still have an impact on the multiplier gain. Specifically, these transistors conduct and behave as an equivalent resistor between the positive and negative output terminals. This resistance reduces the multiplier gain. Additional current or transistor size increase is required to compensate for the gain loss.
A new digitally controlled multiplier structure achieves uniform multiplication step sizes, lower distortion and higher maximum gain, while consuming the same power and area as the Gilbert cell topology. In this scheme, the gain is controlled by adjusting both the multiplier current and the differential pair . As shown in Fig. 12 , 60 identical transconductance unit cells form the multiplier. Each cell can be turned on or off through a digital control signal. Although all inputs to the 60 cells are connected together, the outputs are connected in two groups of 30 cells, each with opposite polarity. As a result, the first 30 transconductance cells (indicated as Group 1 in Fig. 12 ) add to the multiplier output current and the next 30 cells (indicated as Group 2) subtract from it. The gain is increased by turning on more cells from Group 1 and fewer cells from Group 2. To maintain a constant output common mode voltage, exactly 30 cells are on and the remaining 30 cells are off for any gain setting-that is, for each cell in Group 1 that is turned on, a corresponding cell in Group 2 is turned off. A 5-bit digital signal is decoded to 30 signals, each controlling one cell from Group 1 and one cell from Group 2. If denotes the number of cells turned on in Group 1, then the multiplier gain is given by (8) Equation (8) indicates that the multiplier gain is now a linear function of the digital control signal value ; thus all the gain steps have uniform value, given by (9) Fig. 13 shows the simulated multiplier behavior as the value of is varied from 0 to 30. Specifically, the multiplier output swing in response to a 10 GHz input sine wave is shown in Fig. 13(a) and the normalized multiplier gain is shown in Fig. 13(b) . The uniformity of the multiplier gain step is evident in these simulation results. The maximum gain can also be calculated from (8) by setting :
It can be shown that this expression is identical to the ideal maximum gain of a Gillbert cell using the same total current and input differential pair size. Furthermore, because the multiplier current and aspect ratio are both changed equally when the gain is modified, the of the differential pair transistors is kept constant. As a result, the output total harmonic distortion is not increased as the multiplier approaches its gain limits.
The cascode transistors in Fig. 12 have dual purposes. When the unit cell is on, these transistors function as standard cascodes, reducing the Miller capacitance and providing isolation between the input and output loads. On the other hand, when the unit cell is off, to act as switches that have been shut off. As a result, the multiplier output conductance is reduced and the gain is increased. The multiplier gain is amplified without conducting any extra current or degrading FFE bandwidth.
It should be noted that although increasing the multiplier resolution beyond 5 bits provides finer FFE coefficient adjustment, the increase in multiplier size and parasitic capacitance reduces the equalizer overall bandwidth, producing no significant improvement in the chip equalization capability. Finally, the thermometer-based structure of the digital multiplier allows the FFE coefficients to be changed without introducing any glitches in the data path.
D. Summer and Tap Scaling
If all 7 taps of the FFE conducted identical currents, the total current at the summation node would be quite large, posing a number of challenges. First, because the currents from seven multipliers are added together and converted to voltage by the termination resistor, the IR drop across the resistor would be very large, forcing the multiplier transistors into the triode region. For example, in this design, the current of each multiplier is 4 mA and the load resistance (constrained by the transmission line) is 45 . Therefore, the multiplier common mode voltage would be 370 mV, which is too low for keeping the multiplier differential pair in the saturation region. Second, a large amount of current, 14 mA, is conducted in the passive delay line. In order to prevent electromigration issues, the metal interconnect needs to be sufficiently wide causing extra parasitic capacitance and lowing overall bandwidth.
The ISI compensation of most channels requires smaller postand pre-cursor taps than the main tap. By scaling down their gain, the required current in these taps can be reduced. The resulting current reduction not only lowers the chip power consumption but also helps with IR drop and electro-migration issues at the summer node. To this end, the gain of taps 2, 3, 5 and 6 is reduced by 50%; the gain of taps 1 and 7 is reduced by 75%. The scaling lowers the total multiplier/summer current consumption from 28 mA to 14 mA. If a link requires higher pre-or post-cursor taps than the ones provided, the main tap weight can be decreased to increase the relative weight of other taps. Fig. 14 shows the 50% scaled multiplier where only the transistor multiplier factor is reduced by a factor of 2; the transistor sizes remain the same. This approach leads to better matching between the scaled and non-scaled versions. Because the delay of all the taps needs to be equal, the gain scaling should not impact the tap delay; the input and output capacitances of the multiplier need to remain constant. Dummy transistors are added to scaled multipliers to maintain these capacitances. But since the transistor gate capacitance depends on whether it is on or off, the scaled multiplier contains two dummy branches: one for transistors that are turned on and the other transistors that are turned off. As mentioned previously, for all gain settings the full-scale multiplier always contains 30 on and 30 off unit cells each with . As a result, a total of 60 transistors are on and 60 are off. In the unit cell of the half-scaled version, , resulting in total of 30 on transistors and 30 off transistors. Hence, 30 dummy on transistors and 30 dummy off transistors are added as shown in Fig. 14 . The tail transistor is shut off by grounding its gate; the gate of is tied to the multiplier bias line VBIAS. This design guarantees the input capacitance matching of the scaled and non-scaled version.
To match the output capacitances, dummy cascode transistors are added to both branches. Similar reasoning as above indicates that should be set to 30 for the dummy cascode transistors of the on and off branches. It should be noted that the current in the ON dummy branch cannot be added to the multiplier output and hence a different current output path has been generated. The dummy output currents of all the scaled multipliers are added together then sourced through a resistor connected to . Using a similar approach a 75% scaled multiplier is designed.
In order to match the delay of the 7th tap with the other taps, a dummy delay element has been added to its output. Although its circuit topology is similar to the active delay cell, all the inductors have been removed to save area and its current has been reduced by a factor of 20.
Finally, an additional active delay element is added before the first tap. This additional stage ensures that the input commonmode voltage and rise/fall time for all the taps are similar, hence reducing the tap delay mismatch even further. 
E. Input Termination and Output Drivers
The design of the 40 Gb/s input and output paths depends heavily on the package. This chip was packaged in a flip-chip ball grid array (BGA) where on-die bumps provide the electrical connection between the die and the package. The required spacing between the bumps is dictated by the package, which leads to 150-m-long interconnect (approx. 150 pH of inductance) between the bump and the chip 40 Gb/s I/O. On-chip transmission lines are used for these long interconnects; matching microstrip lines with large bandwidths are the best choice. Assuming the characteristic impedance can be approximated by , then . Thus, the required capacitance is 57 fF. Using these values, the microstrip lines are implemented by routing the signal through a 6 m-wide metal-7 line over a 26 m-wide metal-1 ground plane. The HFSS simulation result indicates that the bandwidth of the designed microstrip lines is greater than 50 GHz.
ESD diodes were also added to all the 40 Gb/s bumps to protect the chip against possible electrostatic discharge during testing or handling. The size of the diodes has been minimized so that their capacitive contribution is less than 10 fF.
In the output path, the driver in Fig. 15 is used. The cascode transistors have been implemented similar to the active delay elements. Calibrated 50 resistors provide the output termination. The shunt-peaking inductors have been optimized for maximum bandwidth. Fig. 16 shows the chip top-level block diagram where all the differential signals are represented by single-ended connections for simplicity. The incoming 40 Gb/s data is applied to the 100 differential termination block. The FFE core equalizes the received ISI and its output is transmitted out of the chip through the 50 output driver. Various adaptation algorithms, such as Least Mean Square, Zero Forcing, and dithering can be used to adapt the FFE coefficients. In this chip, the algorithm is not implemented on-chip and the FFE coefficients are manually programmed through the chip serial interface. The FFE core occupies 0.75 mm in a 65 nm CMOS process and consumes 65 mW from a 1 V supply, making it the lowest power consuming FFE published so far (Table I ). The power consumption of the entire chip, including the FFE, the input termination, serial interface and 50 output driver, is 80 mW. The die photo is shown in Fig. 17 .
III. CIRCUIT MEASUREMENTS
The performance of the package and on-chip termination is characterized by the output return loss parameter S22. As mentioned in the previous section, the high-speed input and output paths include the package, ESD structure, on-chip transmission line, and 100 differential termination. In an effort to separate the contribution of the package and the die to the return loss results, both the bare die and the packaged parts were measured. In addition, to build further confidence in the results the part-to-part variation has been measured on three different bare die and three different packaged parts. Fig. 18 shows the measured results for both bare die and the packaged parts. Although the package seems to be the limiting factor for the chip return loss performance, the S22 is smaller than dB up to 30 GHz. Furthermore, the obtained results from different die and packaged devices are similar, suggesting robust performance.
The measured frequency response of the chip and a single delay tap are shown in Fig. 19 . By setting all the FFE coefficients to zero except for the main tap , the transfer function of the chip with no equalization is obtained. As shown in Fig. 19 , the measured 3dB bandwidth is larger than 20 GHz. Next, is set to zero, is maximized, and the chip transfer function is remeasured. The difference between the two transfer functions corresponds to the transfer function of one delay element (5th Fig. 18 . The measured returned loss data for the bare die and packaged devices. scaled and non-scaled multipliers are well matched. In addition, the output amplitude of each tap is relatively equal which shows that the gain of the delay element is very close to unity. In contrast, the delay element performance of a previously published work [9] exhibits larger gain and delay variation.
The equalization capability of the chip was measured in the time domain; the input and output eye diagrams are shown in Fig. 21 . A 40 Gb/s PRBS31 data is passed through 4 inches of FR4 traces with 9 dB attenuation at 20 GHz, creating the closed eye. By optimizing the equalizer coefficients, the open eye diagram is achieved with more than 50% and 70% vertical and horizontal openings, respectively, corresponding to approximately 7.5 ps p-p of total jitter. Table I gives a comparison of the performance of this chip with previously published 40 Gb/s FFE equalizers.
IV. CONCLUSION
We have presented the design and measurement of a 7-tap feed-forward equalizer. The chip was manufactured using the TSMC standard 65 nm CMOS process and includes input termination and a 50 output driver in addition to the equalizer while consuming only 80 mW of power. By adding ESD protection to 40 Gb/s IOs and utilizing inexpensive 6 mm 6 mm plastic flip-chip BGA packaging, the chip is rendered closer to a commercial product. The chip's performance was achieved through various architectural and circuit design techniques. The FFE tap delay was broken into a dominant active and a small passive portion where the effective delay is the difference between those of the two individual blocks. This approach eases the input/output signal integrity issue while reducing equalizer sensitivity to inductor modeling inaccuracy. In the active delay element design, various broad-banding techniques, such as shunt-and series-peaking, along with resistor and temperature compensation were used. A switchable multiplier structure was shown to improve the gain step size uniformity, reduce the distortion and increase the maximum gain without increasing the power consumption. The proposed tap scaling was shown to reduce the overall power consumption while easing the issues related to 65 nm low power supply level. Finally, due to its design in a CMOS process, the FFE can be integrated with a CDR and Demux, eliminating the power hungry high-speed chip-to-chip connection. These integrations can help EDC become more practical and transform the highly dispersed 40 Gb/s optical link to a mainstream communication media.
